Figure 11:
Gate level realizations of the 2-4 decoder and 4-1 MUX.